98228A bank register


 

Just to make sure I don’t go off on a tangent, the bank register is latching the low order 3 bits of the address used to address the register at the falling edge of ALE, and not the data value written later on in the data transfer phase of the write cycle?

Join VintHPcom@groups.io to automatically receive all group messages.